There is disclosed herein a multi-port frequency step-down queue that efficiently transfers data from a fast clock domain to a slow-clock domain having parallel hardware resources. In one embodiment, the queue includes a set of registers that are sequentially selected by an input counter that receives the fast clock. As the registers are selected, they store a data item from the input data stream. The queue also includes multiple multiplexers each having inputs that are sequentially selected by an output counter that receives the slow clock. The first multiplexer is coupled to the first N registers in the queue, the second multiplexer is coupled to the second N registers in the queue, etc. In this manner, the step-down queue generates multiple output FIFO data streams at the slower clock rate. Each of the output data streams may then be processed in parallel.
Test Access Mechanism For Multi-Core Processor Or Other Integrated Circuit
Grady L. Giles - Dripping Springs TX, US Brian Hoang - Seattle WA, US Timothy J. Wood - Austin TX, US
Assignee:
GLOBALFOUNDRIES Inc. - Grand Cayman
International Classification:
G01R 31/28
US Classification:
714726, 714729, 714733
Abstract:
A processor having a pipelined test access mechanism (TAM). The processor includes a plurality of processor cores. Each of the processor cores includes a scan chain including plurality of serially-coupled scan elements. The processor further includes the pipelined TAM, which includes a plurality of pipeline stages each corresponding to one of the plurality of processor cores. The pipelined TAM includes a command channel, a scan data input (SDI) channel, a scan data output (SDO) channel, and a compare channel. Each pipeline stage is operable to convey commands to its corresponding processor core via the command channel, to convey scan input data to its corresponding processor core via the SDI channel, to receive scan output data conveyed from the corresponding processor core to the SDO channel and the compare channel, and convey compare data downstream via the compare channel, wherein the compare data is based on the scan output data.
Opportunistic Granting Arbitration Scheme For Fixed Priority Grant Counter Based Arbiter
Brian Hoang - Puyallup WA, US Khee Wooi Lee - Penang, MY
International Classification:
G06F 13/36
US Classification:
710113
Abstract:
In one embodiment, an arbiter may provide for opportunistic granting of one or more grants to a requestor that has no available fixed grants remaining in a given arbitration round. In one embodiment, a method may detect that a target resource to be accessed by a requestor with a valid grant count is unavailable during an arbitration round, and opportunistically grant an access grant to another requestor to access a different target resource for a slot of the round. Other embodiments are described and claimed.
Brian Hoang - Renton WA, US Matthew Lam - Cedar Park TX, US Diem To - Renton WA, US Thai Nguyen - Tukwila WA, US Duc Tran - Seattle WA, US Ky The To - Renton WA, US
International Classification:
E05F 15/76 E05F 15/77
Abstract:
This invention relates generally to a garage door control system. A system includes, but is not limited to: sensor devices that detect a position of a garage door from a floor using a distance from the devices and the door, the devices being mounted at a far end of a horizontal guidance track; a control unit coupled to the sensor devices, the control unit including at least a computer processor; a power distribution and control relay unit; a wireless communication interface operable to communicate wirelessly; and a link connected to the garage door motor; and a user interface unit in place of the existing garage door button, wherein the user interface receives power from the power distribution and control relay unit via wires repurposed from control signal wires of the existing garage door button, the user interface including: a wireless communication interface to communicate wirelessly; and a display screen.
Flickr
Youtube
Meet Dr Brian Hoang
Dr. Brian Hoang retraces his journey to becoming an audiologist at Whi...
Duration:
3m 2s
2020 GSEA US Nationals - Brian Hoang
Watch the final round presentation by the 2020 US National Finalist fr...
Duration:
20m 8s
$1000 PULL UP CHALLENGE (CBUM SIGN THE WALL)
In todays video the public is up for a challenge.... how many pull ups...
Duration:
15m 22s
Brian Hoang VCR Repair 101
VCR repair for beginners at very early age (2)...
Duration:
45s
CerebusTV presents Jason Loo, Brian Hoang & L...
CEREBUS TV at the Wizard World TORONTO COMIC CON (March 26-28, 2010). ...
Category:
Entertainment
Uploaded:
02 May, 2010
Duration:
6m 2s
Fan Expo Canada 2010 - Sketchkrieg - Brian Ho...
Fan Expo Canada 2010 brought forth Celebrities, Cosplayers, Artists, W...
Category:
Entertainment
Uploaded:
05 Sep, 2010
Duration:
4m 16s
Googleplus
Brian Hoang
Education:
Solvay Brussels School of Economics and Management - MBA, Université Libre de Bruxelles - Sexologie Clinique, Université catholique de Louvain - Médecine, Facultés universitaires Notre-Dame de la Paix - Médecine, Université catholique de Louvain - Génie Civil
Brian Hoang (黃修武)
Education:
University of California, Irvine - Biological Sciences, Chinese University of Hong Kong, Universidad Andrés Bello, El Dorado High School