Brian C Morrison

US Patent:

45077312, Mar 26, 1985

Filed:

Nov 1, 1982

Appl. No.:

6/438142

Inventors:

Brian D. Morrison - Framingham MA

Assignee:

Raytheon Company - Lexington MA

International Classification:

G06F 100

US Classification:

364200

Abstract:

A byte-addressable memory system having an array of transceivers with control logic which enables memory to be addressable on individual byte boundaries rather than on two byte (word) or four byte (longword) boundaries. The memory system has two independent even-address and odd-address segments allowing parallel access to two longwords (eight bytes or one quadword) simultaneously. Logic determines which of the eight bytes should be placed on a four byte bus and the sequential order of the bytes on the bus. The entire operation takes place in one memory cycles time period and can start at any byte address.