Bruce A Kauffmann

US Patent:

52784568, Jan 11, 1994

Filed:

Jul 13, 1993

Appl. No.:

8/091468

Inventors:

Roland A. Bechade - South Burlington VT
Bruce A. Kauffmann - Jericho VT

Assignee:

International Business Machines Corporation - Armonk NY

International Classification:

H03K 3017
H03K 504

US Classification:

307265

Abstract:

A process independent digital clock shaping network is described for generating an internal clock signal having preset high state (T. sub. on) and low state (T. sub. off) intervals per cycle from a received clock signal having a substantially constant period but variable T. sub. on and T. sub. off intervals per cycle. The shaping network utilizes a set/reset latch to output the desired clock signal. The set input to the latch receives a set pulse generated at the beginning of each cycle of the received clock signal and the reset input to the latch receives a reset pulse generated by control logic circuitry. The logic circuitry uses the frequency of the received clock signal to generate a reset pulse at the appropriate time for gating of the latch to produce an output clock signal having the desired T. sub. on and T. sub. off intervals per cycle.

US Patent:

47291150, Mar 1, 1988

Filed:

Sep 27, 1984

Appl. No.:

6/655134

Inventors:

Bruce A. Kauffmann - Jericho VT
Chung H. Lam - Troy NY

Assignee:

International Business Machines Corporation - Armonk NY

International Classification:

G11C 1140

US Classification:

365185

Abstract:

A non-volatile dynamic memory cell in which the non-volatile element has two different areas for electron injection, such that direct overwriting of previously stored non-volatile data is permitted without an intervening erase cycle. The non-volatile storage element is a floating gate electrode which has dual control gates disposed thereon. Each control gate includes a layer of dual electron injector structure (DEIS) and a polysilicon gate. When writing a "0" from the volatile storage capacitor to the floating gate, one of the control gates removes charge from the floating gate. To write a "1", the other control gate injects charge into the floating gate. The above charge transfer does not take place if the previously stored logic state and the logic state to be written in are identical. In order to minimize the adverse effects of process variations, the gate electrode of the word line device is electrically in common with one of the control gates.

US Patent:

55373321, Jul 16, 1996

Filed:

Nov 2, 1993

Appl. No.:

8/146820

Inventors:

Mark D. Bolliger - South Burlington VT
Bruce A. Kauffmann - Jericho VT

Assignee:

International Business Machines Corporation - Armonk NY

International Classification:

G06F 1750

US Classification:

364490

Abstract:

An automated method for optimally ordering macros within a semiconductor chip data-path stack is disclosed. Each stack macro is assumed to have at least one predetermined bus connection with another macro in the stack. The ordering technique is based on minimizing for each macro in the stack the total number of stack macros passed by buses predeterminedly connected to that macro without making connection thereto. In addition, a macro group is formed of any subset of stack macros caught in a repeating loop. Each macro group contains at least two macros of the stack. Once defined, a macro group is treated as a single stack macro and optimization processing continues. Once the optimal location of all macros is identified, then any formed macro group is expanded and the optimal location of each macro within the group itself is identified. Specific details of the method are provided herein.

US Patent:

52914399, Mar 1, 1994

Filed:

Sep 12, 1991

Appl. No.:

7/758656

Inventors:

Bruce A. Kauffmann - Jericho VT
Chung H. Lam - Williston VT
Jerome B. Lasky - Essex Junction VT

Assignee:

International Business Machines Corporation - Armonk NY

International Classification:

G11C 1140

US Classification:

365185

Abstract:

A memory cell, suitable for electrically erasable programmable read only memories (EEPROMs), includes direct write cell capability. The memory cell is fabricated on a substrate and uses an inversion source gate disposed above the substrate to generate a depletion source therein. The depletion source defines a channel region in the substrate with an associated drain. An electrically isolated floating gate is disposed above the substrate so as to overlap at least a portion of the substrate channel region. Further, a program gate is disposed to overlap a portion of the floating gate and an access gate is also provided aligned at least partially over the substrate channel region such that a dual gate device is defined. An array of such memory cells can also be constructed.

US Patent:

20160139656, May 19, 2016

Filed:

Jan 21, 2016

Appl. No.:

15/003752

Inventors:

- Irvine CA, US
Bruce KAUFFMANN - Santa Clara CA, US
Ray BLOKER - Los Gatos CA, US

International Classification:

G06F 1/32

Abstract:

Systems and methods are provided for reducing surge current in power gated designs. In one aspect, a storage capacitor supplies a portion of the current used to power up a circuit. The storage capacitor may be charged from a power supply or other source. When the circuit is to be powered up, the circuit is connected to the power supply and the storage capacitor. As a result, current is supplied to the circuit from the power supply and the storage capacitor to power up the circuit. Because a portion of the current used to power up the circuit is supplied from the storage capacitor, the amount of current needed from the power supply to power up the circuit can be reduced, thereby reducing current surge through the power supply. The storage capacitor may be shared by multiple circuits.

US Patent:

20140097702, Apr 10, 2014

Filed:

Oct 4, 2012

Appl. No.:

13/645427

Inventors:

- Irvine CA, US
Bruce KAUFFMANN - Santa Clara CA, US
Ray BLOKER - Los Gatos CA, US

Assignee:

BROADCOM CORPORATION - Irvine CA

International Classification:

H01H 47/00

US Classification:

307115

Abstract:

Systems and methods are provided for reducing surge current in power gated designs. In one aspect, a storage capacitor supplies a portion of the current used to power up a circuit. The storage capacitor may be charged from a power supply or other source. When the circuit is to be powered up, the circuit is connected to the power supply and the storage capacitor. As a result, current is supplied to the circuit from the power supply and the storage capacitor to power up the circuit. Because a portion of the current used to power up the circuit is supplied from the storage capacitor, the amount of current needed from the power supply to power up the circuit can be reduced, thereby reducing current surge through the power supply. The storage capacitor may be shared by multiple circuits.