Dan A Bell

US Patent:

20060056514, Mar 16, 2006

Filed:

Jul 5, 2005

Appl. No.:

11/175109

Inventors:

Miles Simpson - Belmont CA, US
Dan Bell - San Jose CA, US
Mark Rygh - Union City CA, US

International Classification:

H04N 11/02
H04N 7/12
H04N 11/04
H04B 1/66

US Classification:

375240160, 375240120

Abstract:

In a motion compensation engine, a number of blocks are provided for re-ordering motion vector (MV) reference positions prior to fetch. An MV Sort & Group block outputs MVs one at a time to a Decomposer block. The Decomposer block takes each MV and decomposes it into a series of DRAM read commands consisting of DRAM addresses. This rectangular region is divided into pixel words, which correspond to addressable DRAM words. The addresses are then sent to an Overlap Remover block, which comprises a bitmap corresponding to the DRAM addresses sent to it from the Decomposer block. Before a group is received, the bitmap is cleared by setting all coordinates to “0”. Each address received causes the Overlap Remover to set a bit to “1” in the bitmap which corresponds to a relative (x,y) coordinate within a small bounded rectangular region. Addresses received within a group, which are the same as previous addresses, are overlapping addresses and the corresponding bit will simply remain set to “1”.