Douglas David Gephardt from Dripping Springs, TX, age 63

Us Patents

Processor With Decompressed Video Bus
view source
US Patent:

6499086, Dec 24, 2002
Filed:

Jan 29, 2001
Appl. No.:

09/770461
Inventors:

Steven L. Belt - Pflugerville TX
Douglas D. Gephardt - Austin TX
Drew J. Dutton - Austin TX
Brett B. Stewart - Austin TX
Rita M. Wisor - Austin TX
Assignee:

Advanced Micro Devices Inc. - Sunnyvale CA
International Classification:

G06F 1200
US Classification:

711118, 711100, 710 58, 710128
Abstract:

A dedicated bus between a central processing unit and a peripheral unit, such as a graphics controller driving a video display, provides enhanced capability in an environment in which signal processing occurs within the central processing unit. The dedicated bus relieves other data buses, such as the PCI bus, of the need to communicate large amounts of data, such as decompressed video data. The resulting system supports high bandwidth transmissions of decompressed video data, enabling high resolution 24 bit full motion video and multiple data stream video.

Streaming Multi-Channel Audio As Packetized Data Or Parallel Data With A Separate Input Frame Sync
view source
US Patent:

7738613, Jun 15, 2010
Filed:

Mar 20, 2004
Appl. No.:

10/805574
Inventors:

Jack B. Andersen - Austin TX, US
Joel W. Page - Austin TX, US
Daniel L. W. Chieng - Austin TX, US
Douglas D. Gephardt - Dripping Springs TX, US
Assignee:

D2Audio Corporation - Milpitas CA
International Classification:

H04L 7/00
US Classification:

375355, 375220, 375238, 375247, 375356, 375364
Abstract:

Systems and methods for converting a data stream from a first sample rate to a second sample rate, where the data is received in bursts. In one embodiment, a method includes receiving bursty audio data on a first input line and receiving synchronization data on a second input line that is separate from the first input line. An input sample rate is then estimated for the received audio data based on the received synchronization data and the audio data is converted to an output sample rate. The input sample rate is determined by counting samples received in a time interval and potentially low-pass filtering the result. The audio data may be in packetized, parallel, or other forms, and the synchronization data may include individual signals, such as pulses or bits received at regular or irregular intervals.

Systems And Methods For Switching And Mixing Signals In A Multi-Channel Amplifier
view source
US Patent:

7929718, Apr 19, 2011
Filed:

May 12, 2004
Appl. No.:

10/843852
Inventors:

Douglas D. Gephardt - Dripping Springs TX, US
Jack B. Andersen - Austin TX, US
Larry E. Hand - Austin TX, US
Assignee:

D2Audio Corporation - Milpitas CA
International Classification:

H03F 99/00
H02B 1/00
H04R 29/00
G06F 17/00
US Classification:

381120, 381123, 381 58, 700 94
Abstract:

Systems and methods for scaling the number of output channels that can be provided in an audio amplification system. In one embodiment, a digital pulse width modulation (PWM) amplification system includes multiple four-channel PWM controller chips that are interconnected to enable synchronization and transfer of digital audio data from one chip to another. Input audio signals received by each of the channels are processed by sample rate converters to generate internal audio signals that have a predetermined sample rate and format. Each of the channels is synchronized so that the internal audio signal of each channel can be processed and output by any of the other channels. The PWM controller chips are connected by a high-speed interconnect that enables the transfer of data between them. Each input audio signal can be mapped to any of the outputs and can be mixed with other input signals.

Systems And Methods For Controlling Hda System Capabilities
view source
US Patent:

8028101, Sep 27, 2011
Filed:

Sep 1, 2008
Appl. No.:

12/202361
Inventors:

Wilson E. Taylor - Austin TX, US
Douglas D. Gephardt - Dripping Springs TX, US
Larry E. Hand - Meridian MS, US
Richard Spina - Austin TX, US
Assignee:

D2Audio Corporation - Milpitas CA
International Classification:

G06F 3/00
US Classification:

710 8, 700 94
Abstract:

Systems and methods for controlling the capabilities of an High Definition Audio (HDA) system, wherein the system determines whether an optional component such as a plug-in card is connected to the system and then configures itself in a baseline configuration if the optional component is not connected or configures itself in a different, alternative configuration if the optional component is connected. In one embodiment, a codec of the system includes a programmable processor configured to read configuration authorization information and also read configuration information from the optional component if it is connected to the system. The processor also controls the configuration of the HDA system and the operation of the codec based on the authorization and configuration information. The system can thereby provide different features and functionality using the same hardware.

Systems And Methods For Booting A Codec Processor Over A High Definition Audio Bus
view source
US Patent:

8082438, Dec 20, 2011
Filed:

Sep 1, 2008
Appl. No.:

12/202359
Inventors:

Daniel L. Chieng - Austin TX, US
Douglas D. Gephardt - Dripping Springs TX, US
Jeffrey M. Klaas - Lakeway TX, US
Adam Zaharias - Austin TX, US
Assignee:

D2Audio Corporation - Milpitas CA
International Classification:

G06F 9/00
G06F 1/04
G06F 3/00
G06F 13/00
G06F 15/00
G10L 19/00
G10L 21/04
H05K 7/10
US Classification:

713 2, 713 1, 713375, 704500, 704503, 710 52, 710104, 710301, 712 32, 712220
Abstract:

Systems and methods for booting a programmable processor such as a DSP that is incorporated into an HDA codec. The codec and a system memory containing boot program instructions are connected to an HDA bus. In a first mode, the DSP receives boot program instructions via the HDA bus and boots using these instructions. In a second mode, the DSP boots from instructions that are contained in a memory that is connected to the DSP. In one embodiment, the memory connected to the DSP is a component of a plug-in card, and the DSP is configured to determine whether the plug-in card is present, then boot from the memory on the plug-in card if it is present or boot from the system memory via the HDA bus if the plug-in card is not present.

Systems And Methods For Controlling Hda System Capabilities
view source
US Patent:

8214543, Jul 3, 2012
Filed:

Aug 25, 2011
Appl. No.:

13/218305
Inventors:

Wilson E. Taylor - Austin TX, US
Douglas D. Gephardt - Dripping Springs TX, US
Larry E. Hand - Meridian MS, US
Richard V. Spina - Austin NJ, US
Assignee:

D2Audio Corporation - Milpitas CA
International Classification:

G06F 3/00
US Classification:

710 8, 381120
Abstract:

Systems and methods for controlling the capabilities of an High Definition Audio (HDA) system, wherein the system determines whether an optional component such as a plug-in card is connected to the system and then configures itself in a baseline configuration if the optional component is not connected or configures itself in a different, alternative configuration if the optional component is connected. In one embodiment, a codec of the system includes a programmable processor configured to read configuration authorization information and also read configuration information from the optional component if it is connected to the system. The processor also controls the configuration of the HDA system and the operation of the codec based on the authorization and configuration information. The system can thereby provide different features and functionality using the same hardware.

Systems And Methods For Overriding Hardwired Responses In An Hda Codec
view source
US Patent:

8219226, Jul 10, 2012
Filed:

Sep 1, 2008
Appl. No.:

12/202358
Inventors:

Daniel L. Chieng - Austin TX, US
Douglas D. Gephardt - Dripping Springs TX, US
Jeffrey M. Klaas - Lakeway TX, US
Assignee:

D2Audio Corporation - Milpitas CA
International Classification:

G06F 17/00
G06F 13/00
G06F 9/30
G06F 9/40
US Classification:

700 94, 710 65, 712209, 712213
Abstract:

Systems and methods for overriding hardwired responses of a codec to High Definition Audio (HDA) verbs that are received from an HDA controller. In one embodiment, an HDA codec is configured to store one or more overriding responses, each of which is associated with a corresponding HDA verb. When an HDA verb is received by the codec, the codec determines whether the verb is associated with one of the overriding responses. If the verb is associated with one of the overriding responses, the overriding response is returned to the HDA controller. If the first HDA verb is not associated with one of the stored overriding responses, provide a hardwired response associated with the first HDA verb to the HDA bus. Overriding responses can be returned for unsupported verbs only, or for any verbs that prompt responses.

Systems And Methods For Controlling Audio Volume In The Processor Of A High Definition Audio Codec
view source
US Patent:

8224469, Jul 17, 2012
Filed:

Sep 1, 2008
Appl. No.:

12/202355
Inventors:

Daniel L. Chieng - Austin TX, US
Douglas D. Gephardt - Dripping Springs TX, US
Larry E. Hand - Meridian MS, US
Jeffrey M. Klaas - Lakeway TX, US
Adam Zaharias - Austin TX, US
Assignee:

D2Audio Corporation - Milpitas CA
International Classification:

G06F 17/00
G06F 9/30
G06F 9/40
H03G 3/00
US Classification:

700 94, 381104, 712208
Abstract:

Systems and methods for controlling the audio volume of an audio signal in an HDA codec having a programmable processor such as a DSP, wherein the codec receives digital audio signals and audio volume control verbs over an HDA bus, and the audio volume levels associated with the audio volume control verbs are used by the processor in the generation pulse width modulated (PWM) output signals, thereby controlling the audio volume levels of the output signals. The processor may be configured to adjust non-volume parameters such as PWM deadtime, in addition to adjusting audio volume, based on the audio volume levels. The codec may be implemented in a PC or other system that implements an HDA system that includes the HDA bus and HDA codec.