James A Nash

Address:

8205 Lykema Ct, Brandywine, MD 20613

VIN:

1GKES63M472212825

Make:

GMC

Model:

ENVOY

Year:

2007

US Patent:

7120658, Oct 10, 2006

Filed:

Aug 19, 2002

Appl. No.:

10/223176

Inventors:

James G. Nash - Los Angeles CA, US

International Classification:

G06F 17/14

US Classification:

708405

Abstract:

A more computationally efficient and scalable systolic architecture is provided for computing the discrete Fourier transform. The systolic architecture also provides a method for reducing the array area by limiting the number of complex multipliers. In one embodiment, the design improvement is achieved by taking advantage of a more efficient computation scheme based on symmetries in the Fourier transform coefficient matrix and the radix-4 butterfly. The resulting design provides an array comprised of a plurality of smaller base-4 matrices that can simply be added or removed to provide scalability of the design for applications involving different transform lengths to be calculated. In this embodiment, the systolic array size provides greater flexibility because it can be applied for use with any transform length which is an integer multiple of sixteen.

US Patent:

49013602, Feb 13, 1990

Filed:

Oct 23, 1987

Appl. No.:

7/113084

Inventors:

David B. Shu - Canoga Park CA
James G. Nash - Los Angeles CA

Assignee:

Hughes Aircraft Company - Los Angeles CA

International Classification:

C06K 936

US Classification:

382 41

Abstract:

A computer architecture 10 for performing iconic and symbolic operations on image data is disclosed. Three levels of processing elements (CAAPP, ICP, GPPA) are disclosed. The processing elements in the lowest level (CAAPP) are provided with a plurality of controllable gates (N, S, E, W, H, V, NW, NE) that are used to selectively connect together processing elements in that level. In such manner, certain algorithms such as the minimum spanning tree algorithm can be efficiently performed.

US Patent:

44647280, Aug 7, 1984

Filed:

Sep 18, 1981

Appl. No.:

6/303332

Inventors:

James G. Nash - Los Angeles CA

Assignee:

Hughes Aircraft Company - El Segundo CA

International Classification:

G06F 750

US Classification:

364786

Abstract:

A ripple adder is implemented as a charge coupled device in such a manner that each carry bit propagates between succeeding full adder stages substantially simultaneously as each stage computes the sum of its two bits, so that the addition in each full adder stage may be carried out in parallel rather than in succession. The i. sup. th one of the CCD full adder stages includes charge transfer means for receiving two bits of charge, namely the i. sup. th bits of the two n-bit words which are to be summed. First and second charge storage means are provided, each having the capacity to store one bit of charge only, so that excess charge will cause an overflow. Means for sensing overflow charge stored in the second charge storage means is connected to a carry bit charge injector in the i. sup. th +1 adder stage.

US Patent:

49338951, Jun 12, 1990

Filed:

Jul 10, 1987

Appl. No.:

7/072195

Inventors:

Jan Grinberg - Los Angeles CA
James G. Nash - Los Angeles CA
Michael J. Little - Woodland Hills CA

Assignee:

Hughes Aircraft Company - Los Angeles CA

International Classification:

G06F 738
G06F 1516

US Classification:

364748

Abstract:

A cellular array processor (10) for efficiently performing data dependent processing such as floating point arithmetic functions. One module (84) in the array processor (12) generates a signal applied to bus line (24) when all of the bits in a register (86) are zero. The signal on bus line (24) effects the shifting operation of a shift register (36) in a memory module (34) located on a different functional plane. Thus, the processing functions carried out in each elemental processor (26) can be made to depend on the value of data stored therein instead of being dictated solely by a simultaneous executed instruction from the control processor (14) as is the normal case.

US Patent:

48112704, Mar 7, 1989

Filed:

Oct 17, 1985

Appl. No.:

6/788305

Inventors:

James G. Nash - Los Angeles CA

Assignee:

Hughes Aircraft Company - Los Angeles CA

International Classification:

G06F 752
G06F 716
G06F 700

US Classification:

364760

Abstract:

A digital integrated circuit that includes on a common substrate both charge-coupled device (CCD) circuitry and metal-oxide semiconductor (MOS) circuitry that combine together efficiently to implement a complex digital function such as a multi-bit multiplier or divider. The CCD circuitry includes an array of full adder cells and the MOS circuitry selectively processes and channels certain bits of a plurality of digital input bits to the individual full adder cells, such processing being based on other of the digital input bits. The introduction of MOS logic into the CCD circuit permits greater flexibility in the layout and interconnection of the individual full adder cells and permits the utilization of more efficient algorithms than otherwise could be used in circuits having CCD elements alone.

US Patent:

48093475, Feb 28, 1989

Filed:

Jul 18, 1986

Appl. No.:

6/887847

Inventors:

James G. Nash - Los Angeles CA
David B. Shu - Canoga Park CA

Assignee:

Hughes Aircraft Company - Los Angeles CA

International Classification:

G06K 900

US Classification:

382 49

Abstract:

A computer architecture is disclosed for analyzing automatic image understanding problems. The architecture is designed so that it can efficiently perform a wide spectrum of tasks ranging from low level or iconic processing to high level or symbolic processing tasks. A first level (12) of image processing elements is provided for operating on the image matrix on a pixel per processing element basis. A second level (14) of processing elements is provided for operating on a plurality of pixels associated with a given array of first level processing elements. A third level (16) of processing elements is designed to instruct the first and second level processing elements, as well as for operating on a larger segment of the matrix. A host computer (18) is provided that directly communicates with at least each third level processing element. A high degree of parallelism is provided so that information can be readily transferred within the architecture at high speeds.