James Douglas Potts

Deceased

from Decatur, AL

Get Report

Also known as:

James D Potts
Douglas D Potts
Douglas J Potts
Douglas J Pots
Doug Potts
Alonzo O'Brien

Phone and address:: 811 Betty St SW, Decatur, AL 35601
2563507976

Connected to:

James Potts Phones & Addresses

811 Betty St SW, Decatur, AL 35601 • 2563507976
Prospect, TN
Houston, TX
Mulliken, MI

Ranks

Licence:

Virginia - Authorized to practice law
Date:

2006

Lawyers & Attorneys

James Burgess Potts - Lawyer

view source

Licenses:

Virginia - Authorized to practice law 2006

James Potts - Lawyer

view source

Office:

Cozen O'Connor A Professional Corporation

Specialties:

Insurance
Corporate Governance
Commercial
Financial Markets and Services
Securities & Investment Fraud
Mergers and Acquisitions
Securities Law
Corporate Law

ISLN:

900153387

Admitted:

1994

University:

University of Florida, B.S.B.A., 1990

Law School:

Georgetown University Law Center, J.D., 1994

James Potts - Lawyer

view source

ISLN:

924151100

Admitted:

2018

James Potts - Lawyer

view source

Office:

Erskine Chambers

ISLN:

909759252

Admitted:

1994

University:

Oxon, B.A.

James Potts - Lawyer

view source

ISLN:

901600835

Admitted:

1978

Isbn (Books And Publications)

Prisoners' Self-Help Litigation Manual

view source

Author
James L. Potts

ISBN #
0669016403

Dft/Fft and Convolution Algorithms: Theory and Implementation

view source

Author
James F. Potts

ISBN #
0471819328

French Covert Action in the American Revolution: Memoirs And Occasional Papers Series

view source

Author
James Potts

ISBN #
0595361471

Us Patents

Data Processing Device With Parallel Circular Addressing Hardware
view source
US Patent:

50329863, Jul 16, 1991
Filed:

Sep 22, 1989
Appl. No.:

7/411180
Inventors:

Bimal Pathak - Stafford TX
Steven P. Marshall - Missouri City TX
James F. Potts - Houston TX
Assignee:

Texas Instruments Incorporated - Dallas TX
International Classification:

G06F 1206
US Classification:

364200
Abstract:

A microcomputer is disclosed which has an architecture designed for the efficient performance of digital signal processing applications. The microcomputer contains a primary arithmetic logic unit for performing data operations, and a pair of auxiliary arithmetic logic units for calculating indirect memory address values. A memory bus within the microcomputer has data lines therein, and two sets of address lines; each of the auxiliary arithmetic logic units is connected to one of the sets of address lines. The auxiliary arithmetic logic units are capable of performing circular addressing calculations, by calculating the next memory address from the prior memory address and an index value, and by comparing the next memory address to the limits of the memory block within the circular addressing scheme. If the calculated memory address is outside of the block limits, an adder/subtractor in the auxiliary arithmetic logic units either adds or substracts the block size to or from the calculated memory address, so that the result is an address at the other end of the block. The result of the calculation, whether or not modified, is stored in a memory address register.

Data Processing Device With Multiple On Chip Memory Buses
view source
US Patent:

49126369, Mar 27, 1990
Filed:

Mar 13, 1987
Appl. No.:

7/025417
Inventors:

Surendar S. Magar - Colorado Springs CO
James F. Potts - Houston TX
Jerald G. Leach - Houston TX
L. Ray Simar Jr. - Richmond TX
International Classification:

G06F 1328
US Classification:

364200
Abstract:

A microcomputer is disclosed which is specifically designed for computation-intensive applications. The microcomputer contains on-chip RAM and ROM, and has peripheral ports for access of external memory and input/output functions. The microprocessor has a central processing unit with a floating-point multiplier in parallel with an arithmetic logic unit, and uses a plurality of registers as multiple accumulators. The central processing unit further contains two auxillary arithmetic logic units, in parallel with one another, and which are each connected to a set of address lines in a memory bus; the two auxillary arithmetic logic unit thus generate two separate memory addresses in parallel. The memory bus also contains one set of data lines, connected to the RAM and ROM, and to the central processing unit. The on-chip RAM and ROM are responsive to the two sets of address lines in time-multiplexed fashion to provide memory access via data lines twice per system clock cycle.

Data Processing Device With Parallel Circular Addressing Hardware
view source
US Patent:

49087487, Mar 13, 1990
Filed:

Jul 28, 1987
Appl. No.:

7/078350
Inventors:

Bimal Pathak - Stafford TX
Steven P. Marshall - Missouri City TX
James F. Potts - Houston TX
Assignee:

Texas Instruments Incorporated - Dallas TX
International Classification:

G06F 500
US Classification:

364200
Abstract:

A microcomputer is disclosed which has an architecture designed for the efficient performance of digital signal processing applications. The microcomputer contains a primary arithmetic logic unit for performing data operations, and a pair of auxiliary arithmetic logic units for calculating indirect memory address values. A memory bus within the microcomputer has data lines therein, and two sets of address lines; each of the auxiliary arithmetic logic units is connected to one of the sets of address lines. The auxiliary arithmetic logic units are capable of performing circular addressing calculations, by calculating the next memory address from the prior memory address and an index value, and by comparing the next memory address to the limits of the memory block within the circular addressing scheme. If the calculated memory address is outside of the block limits, an adder/substractor in the auxiliary arithmetic logic units either adds or subtracts the block size to or from the calculated memory address, so that the result is an address at the other end of the block. The result of the calculation, whether or not modified, is stored in a memory address register.

Data Processing Device With Multiple On-Chip Memory Buses
view source
US Patent:

51758415, Dec 29, 1992
Filed:

Jan 2, 1990
Appl. No.:

7/460213
Inventors:

Surendar S. Magar - Colorado Springs CO
James F. Potts - Houston TX
Jerald G. Leach - Houston TX
L. Ray Simar - Richmond TX
Assignee:

Texas Instruments Incorporated - Dallas TX
International Classification:

G06F 1328
US Classification:

395425
Abstract:

A microcomputer is disclosed which is specifically designed for computation-intensive applications. The microcomputer contains on-chip RAM and ROM, and has peripheral ports for access of external memory and input/output functions. The microcomputer has a central processing unit with a floating-point multiplier in parallel with an arithmetic logic unit, and uses a plurality of registers as multiple accumulators. The central processing unit further contains two auxilary arithmetic logic units, in parallel with one another, and which are each connected to a set address lines in a memory bus; the two auxiliary arithmetic logic units thus generate two separate memory addresses in parallel. The memory bus also contains one set of data lines, connected to the RAM and ROM, and to the central processing unit. The on-chip RAM and ROM are responsive to the two sets of address lines in time-multiplexed fashion to provide memory access via data lines twice per system clock cycle.

Data Processing Device With Improved Direct Memory Access
view source
US Patent:

50994174, Mar 24, 1992
Filed:

Feb 19, 1991
Appl. No.:

7/657282
Inventors:

Surendar S. Magar - Colorado Springs CO
James F. Potts - Houston TX
Jerald G. Leach - Houston TX
L. Ray Simar - Richmond TX
Assignee:

Texas Instruments Incorporated - Dallas TX
International Classification:

G06F 1328
US Classification:

395425
Abstract:

A microcomputer is disclosed which is specifically designed for computation-intensive applications. The microcomputer contains on-chip RAM and ROM, and has peripheral ports for access of external memory and input/output functions. The microcomputer has a central processing unit with a floating-point multiplier in parallel with an arithmetic logic unit, and uses a plurality of registers as multiple accumulators. The central processing unit further contains two auxiliary arithmetic logic units, in parallel with one another, and which are each connected to a set address lines in a memory bus; the two auxiliary arithmetic logic units thus generate two separate memory addresses in parallel. The memory bus also contains one set of data lines, connected to the RAM and ROM, and to the central processing unit. The on-chip RAM and ROM are responsive to the two sets of address lines in time-multiplexed fashion to provide memory access via data lines twice per system clock cycle.

Data Processing Device With Time-Multiplexed Memory Bus
view source
US Patent:

59078642, May 25, 1999
Filed:

Jan 29, 1998
Appl. No.:

9/015260
Inventors:

James F. Potts - Houston TX
Jerald Gwyn Leach - Houston TX
L. Ray Simar - Richmond TX
Assignee:

Texas Instruments Incorporated - Dallas TX
International Classification:

G06F 1206
US Classification:

711169
Abstract:

A microcomputer is disclosed which is specifically designed for computation-intensive applications. The microcomputer contains on-chip RAM and ROM, and has peripheral ports for access of external memory and input/output functions. The central processing unit further contains two auxiliary arithmetic logic units, in parallel with one another, and which are each connected to a set address lines in a memory bus; the two auxiliary arithmetic logic units thus generate two separate memory addresses in parallel. The memory bus also contains one set of data lines, connected to the RAM and ROM, and to the central processing unit. The on-chip RAM and ROM are responsive to the two sets of address lines in time-multiplexed fashion to provide memory access via data lines twice per system clock cycle. A second memory bus is also connected to the on-chip RAM and ROM, and to the peripheral ports, so that access to one of the memory elements via said first memory bus can occur simultaneously with, and independently from, access to another of said memory elements via said second memory bus. The on-chip memory and external memory are all mapped into a single memory address space, which allows simultaneous program and data fetches via the two memory buses, or a program and data fetch during the same cycle using the first time-multiplexed bus.

Data Processing Device With Time-Multiplexed Memory Bus
view source
US Patent:

59833289, Nov 9, 1999
Filed:

Jun 7, 1995
Appl. No.:

8/479543
Inventors:

James F. Potts - Houston TX
Jerald Gwyn Leach - Houston TX
L. Ray Simar - Richmond TX
Assignee:

Texas Instruments Incorporated - Dallas TX
International Classification:

G06F 1206
G06F 1316
US Classification:

711157
Abstract:

A microcomputer is disclosed which is specifically designed for computation-intensive applications. The microcomputer contains on-chip RAM and ROM, and has peripheral ports for access of external memory and input/output functions. The central processing unit further contains two auxiliary arithmetic logic units, in parallel with one another, and which are each connected to a set address lines in a memory bus; the two auxiliary arithmetic logic units thus generate two separate memory addresses in parallel. The memory bus also contains one set of data lines, connected to the RAM and ROM, and to the central processing unit. The on-chip RAM and ROM are responsive to the two sets of address lines in time-multiplexed fashion to provide memory access via data lines twice per system clock cycle. A second memory bus is also connected to the on-chip RAM and ROM, and to the peripheral ports, so that access to one of the memory elements via said first memory bus can occur simultaneously with, and independently from, access to another of said memory elements via said second memory bus. The on-chip memory and external memory are all mapped into a single memory address space, which allows simultaneous program and data fetches via the two memory buses, or a program and data fetch during the same cycle using the first time-multiplexed bus.

Amazon

Prisoners' self-help litigation manual

view source

From the introduction: "This manual is written in plain language with the idea that the 'law of prisoners' rights' is not vast in comparison with other areas of the law. Within the scope of prisoners' rights law there are problems that are more major and arise more frequently than other problems. Th...

Author
James L Potts

Binding
Hardcover

Pages
63

Publisher
Lexington Books

ISBN #
0669016403

EAN Code
9780669016406

ISBN #
10

Right to Counsel: A Lawyer's Struggle to Defend a Serial Killer

view source

"Potts has captured the personal conflicts and shared commitment to the rule of law in a precedent-setting trial of a stone cold serial killer, revealing many insightful details I never knew existed. And it was my case!" - Pat Dingle, Homicide Detective, Ret. North Las Vegas Police Department In the...

Author
James William Potts

Binding
Paperback

Pages
208

Publisher
Sphinx Publishing

ISBN #
1572486694

EAN Code
9781572486690

ISBN #
5

Walking on Eggshells (Managing Minorities in the Workplace)

view source

At a time when arguing about the benefits of seeking out talent without regard to color and other ethnic issues has long gone out fashion, it is easy to believe that all is well in the corporate world. For most well-advised companies, that is just about the case. This, however, can hardly be said of...

Author
James William Potts

Binding
Paperback

Pages
92

Publisher
Dorrance Publishing

ISBN #
1434928896

EAN Code
9781434928894

ISBN #
4

Living Thoughts of John Wesley

view source

This scarce antiquarian book is a facsimile reprint of the original. Due to its age, it may contain imperfections such as marks, notations, marginalia and flawed pages. Because we believe this work is culturally important, we have made it available as part of our commitment for protecting, preservin...

Author
John Wesley

Binding
Paperback

Pages
564

Publisher
Kessinger Publishing, LLC

ISBN #
076615047X

EAN Code
9780766150478

ISBN #
3

French Covert Action in the American Revolution: Memoirs and Occasional Papers Series

view source

U.S. intelligence specialist James M. Potts shows how covert French military aid changed the course of history by enabling the rebellious Americans to hold off the forces of George III, most notably in the pivotal battle of Saratoga in October 1777. Potts probes the actions of Louis XVI's government...

Author
James Potts

Binding
Paperback

Pages
210

Publisher
iUniverse, Inc.

ISBN #
0595361471

EAN Code
9780595361472

ISBN #
2

The life beyond ...

view source

The life beyond ... (690 pages)

Author
James Henry Potts

Binding
Kindle Edition

Pages
613

ISBN #
6

Resumes

Printed Circuit Board Designer

view source

Work:

'Many & Varied' (Consultancy) Jan 1978 - Aug 2015
Printed Circuit Board Designer

James Potts

view source

James H Potts

view source

James Potts

view source

James Potts

view source

James Potts

view source

Location:

United States

James Potts

view source

Location:

United States

License Records

James Allen Potts

License #:

278582 - Expired

Issued Date:

Apr 14, 1980

Renew Date:

Aug 31, 1985

Expiration Date:

Aug 31, 1985

Type:

Journeyman Plumber

Medicine Doctors

James M. Potts

view source

Specialties:

Physical Medicine & Rehabilitation

Work:

Washataub Rehabilitation
312 Grammont St STE 301, Monroe, LA 71201
3183240055 (phone), 3183249959 (fax)

Education:

Medical School
Louisiana State University School of Medicine at Shreveport
Graduated: 1982

Procedures:

Neurological Testing
Physical Therapy
Physical Therapy Evaluation

Languages:

English

Description:

Dr. Potts graduated from the Louisiana State University School of Medicine at Shreveport in 1982. He works in Monroe, LA and specializes in Physical Medicine & Rehabilitation. Dr. Potts is affiliated with Glenwood Regional Medical Center and St Francis Medical Center.

Name / Title

Company / Classification

Phones & Addresses

James Potts
Director

BRAEBURN PLAZA, INC

PO Box 36781, Houston, TX 77236

James B Potts
Incorporator

THE DELTA BETA ALUMNI CORPORATION OF KAPPA ALPHA ORDER

James R Potts

POTTS PROPERTIES, LLC

James E. Potts
President , Director

ALVIN GIRLS SOFTBALL ASSOCIATION, INC

210 Hillcrest Dr, Alvin, TX 77511

James C. Potts
Senior Vice Presiden

VERDE APARTMENT SERVICES GP LLC

201 E Main Dr FL 4TH, El Paso, TX 79901
5847 San Felipe St, Houston, TX 77057

James N Potts
President,Chairman

TRACK MAN PARTS AND SERVICES, INC

James Potts
Executive

VERDE WESTOVER HILLS GP LLC

5847 San Felipe SUITE 4400, Houston, TX 77057

James I Potts
President, Director

JAMES I POTTS P C

4001 N Shepherd Dr STE 109, Houston, TX 77018
2630 Ponderosa Dr, New Braunfels, TX 78132

Googleplus

James Potts

Education:

Biddick school, Biddick primary school

James Potts

Work:

Safari Books Online - Lead Generation Specialist

James Potts

Education:

Sussex central senior high

James Potts

Education:

Lamar University

James Potts

News

Consumers Losing Doctors with New Insurance Plans

view source

James Potts $647-per-month silver plan was issued by the same company that had insured him with a different plan cancelled under the Affordable Care Act. The 64-year-old property insurance agent assumed his doctors would remain the same under the insurers new plan, but didnt double check.
Date: May 14, 2014
Category: Business
Source: Google

Myspace

James potts

view source

Locality:

PHILADELPHIA, Pennsylvania

Gender:

Male

Birthday:

1926

James Potts

view source

Locality:

SPRINGFIELD, OHIO

Gender:

Male

Birthday:

1939

James Potts

view source

Locality:

BUTTE, Montana

Gender:

Male

Birthday:

1944

James Potts

view source

Locality:

United Kingdom

Gender:

Male

Birthday:

1944

james potts

view source

Locality:

Yuma, Arizona

Gender:

Male

Birthday:

1946

James Potts

view source

Locality:

BOYNTON BEACH, Florida

Gender:

Male

Birthday:

1948

James Potts

view source

Locality:

HERNANDO, Florida

Gender:

Male

Birthday:

1947

Classmates

James Potts

view source

Schools:

Potts Camp Attendance Center Potts Camp MS 1994-1998

James Potts

view source

Schools:

Gordon Military High School Barnesville GA 1957-1961

Community:

Sue Conger, Rhonda Toon, Melinda Dennis

James Potts

view source

Schools:

Huguley Elementary School Lanett AL 1965-1969

Community:

Melody Hargett, Marvin Moss, Brenda Wilder, Jim Hamby, Jimmy Sturges

James Potts

view source

Schools:

Palo Verde High School (Tucson) Tucson AZ 1965-1969

Community:

Dawn Heiser, Katherine Flynn, Leroy Mcnair

James Potts

view source

Schools:

Morocco High School Morocco IN 1951-1955

Community:

Cecil Calloway, Sonny Lee, Allan Alliss

James Potts

view source

Schools:

E.S. Richardson Elementary School Minden LA 1995-1999

Community:

Karen Chapman, Sharon Wynkoop, Brenda Volentine, Richard Plocica, Kevin Mchenka

James Potts

view source

Schools:

Baxter Elementary School Bellflower CA 1978-1981, Fontana Junior High School Fontana CA 1979-1982

Community:

Katherine Houston, Stuart Thompson

James Potts

view source

Schools:

Winthrop Training High School Rock Hill SC 1947-1960

Community:

Harriet Hilton, Susan Kelly

Plaxo

James Potts

view source

Boston, MAStudent at Boston University I am currently a sophmore in the School of Management at Boston University where I am also on the crew team. Thats basically my life.