Jason D Ross

US Patent:

20190045675, Feb 7, 2019

Filed:

Aug 3, 2017

Appl. No.:

15/668017

Inventors:

- Nashua NH, US
Lloyd Brown - Fredericksburg VA, US
Patrick Fleming - Redondo Beach CA, US
Jason F. Ross - Haymarket VA, US

International Classification:

H05K 9/00
H04J 3/04

Abstract:

A system for limiting or diminishing current to unpowered Serializer/Deserializer (SerDes) circuitry is provided. The system comprises receiver input termination circuitry and a cold spare circuitry. The receiver input circuitry comprises a termination resistor and an N-type metal oxide silicon field effect transistor (MOSFET). The cold spare circuitry comprises a first MOSFET and a second MOSFET. When the system is powered on, an input current flows to the receiver input termination circuit to be discharged by the N-type MOSFET which is electrically connected to a ground. When the system is powered off, the input current flows to the cold spare circuitry to discharge the input current. Discharging electrons between the first MOSFET and the second MOSFET depends on the polarity of an accumulated voltage.