Jeffery E Short

US Patent:

7401310, Jul 15, 2008

Filed:

Apr 4, 2006

Appl. No.:

11/397550

Inventors:

Robert C. Thaden - Austin TX, US
Steven C. Hesley - Austin TX, US
Christopher B. Ang - Austin TX, US
Jeffery E. Short - Austin TX, US
Eric W. Mahurin - Austin TX, US

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

G06F 17/50

US Classification:

716 6, 716 7

Abstract:

A method for designing integrated circuits may include custom designing, at the transistor level, individual cells to be incorporated into cell-based macros. A macro-level function of an integrated circuit's design specification requiring custom, transistor-level design may be identified and custom cells may be designed at the transistor-level to meet the design specification. Custom designed cells may be included in cell-based macros, thus allowing cell-based simulation and verification methodologies and tools to be used on the integrated circuit design. Static timing analysis, circuit extraction and other characteristics may be defined for each custom cell and the timing analysis and circuit extraction for cell-based macros may be defined based on the timing and extraction information for the custom cells included in the macro.