Jianlong Chen
age ~49
from Irvine, CA
- Also known as:
-
- Jian Mei Chen
- Jian Wei Chen
- Jian Long Chen
Jianlong Chen Phones & Addresses
- Irvine, CA
- Philadelphia, PA
- Aliso Viejo, CA
- Long Beach, CA
- Bryan, TX
- Orange, CA
- Ann Arbor, MI
- 4110 College Main St, Bryan, TX 77801
Work
-
Company:BroadcomJul 2005
-
Position:Principal engineer
Education
-
Degree:Master of Science, Masters
-
School / High School:University of Michigan
-
Specialities:Electronics Engineering
Skills
Mixed Signal • Asic • Analog Circuit Design • Analog • Soc • Semiconductors • Cmos • Verilog • Circuit Design • Ic • Signal Integrity • Vlsi • Integrated Circuit Design • Cadence Virtuoso • Pcb Design • Embedded Systems • Eda • Fpga • Pll • Low Power Design • Debugging • Hardware Architecture • Serdes • Digital Signal Processors • Power Management • Static Timing Analysis • Cadence • Spice • Sigma Delta Adcs • Sigma Delta Dacs • Headphone Driver • Microphone Interface
Industries
Semiconductors
Specialities
China Practice
Resumes
Principal Engineer
view sourceLocation:
Irvine, CA
Industry:
Semiconductors
Work:
Broadcom
Principal Engineer
Principal Engineer
Education:
University of Michigan
Master of Science, Masters, Electronics Engineering
Master of Science, Masters, Electronics Engineering
Skills:
Mixed Signal
Asic
Analog Circuit Design
Analog
Soc
Semiconductors
Cmos
Verilog
Circuit Design
Ic
Signal Integrity
Vlsi
Integrated Circuit Design
Cadence Virtuoso
Pcb Design
Embedded Systems
Eda
Fpga
Pll
Low Power Design
Debugging
Hardware Architecture
Serdes
Digital Signal Processors
Power Management
Static Timing Analysis
Cadence
Spice
Sigma Delta Adcs
Sigma Delta Dacs
Headphone Driver
Microphone Interface
Asic
Analog Circuit Design
Analog
Soc
Semiconductors
Cmos
Verilog
Circuit Design
Ic
Signal Integrity
Vlsi
Integrated Circuit Design
Cadence Virtuoso
Pcb Design
Embedded Systems
Eda
Fpga
Pll
Low Power Design
Debugging
Hardware Architecture
Serdes
Digital Signal Processors
Power Management
Static Timing Analysis
Cadence
Spice
Sigma Delta Adcs
Sigma Delta Dacs
Headphone Driver
Microphone Interface
Us Patents
-
Low Frequency Noise Reduction Circuit Architecture For Communications Applications
view source -
US Patent:20080069373, Mar 20, 2008
-
Filed:Sep 20, 2006
-
Appl. No.:11/523693
-
Inventors:Xicheng Jiang - Irvine CA, US
Jungwoo Song - Irvine CA, US
Jianlong Chen - Irvine CA, US -
Assignee:Broadcom Corporation - Irvine CA
-
International Classification:H04B 15/00
-
US Classification:381 941, 381 946
-
Abstract:A noise reduction circuit for reducing the effects of low frequency noise such as wind noise in communications applications is described. In one embodiment, the noise reduction circuit features a high pass filter formed by exploiting the existing off-chip AC coupling capacitances in making the connection to the source of audio signals. The filter may be adaptive to environmental low frequency noise level through programming the shunt resistances. A low-noise wide dynamic range programmable gain amplifier is also described. Adaptive equalization of the audio signal is also described through the utilization of programmable front-end resistors and a back-end audio equalizer.
-
High Efficiency Amplifier With Reduced Electromagnetic Interference
view source -
US Patent:20120008240, Jan 12, 2012
-
Filed:Jul 7, 2010
-
Appl. No.:12/803869
-
Inventors:Xicheng Jiang - Irvine CA, US
Jianlong Chen - Irvine CA, US -
Assignee:BROADCOM CORPORATION - IRVINE CA
-
International Classification:H02H 9/00
-
US Classification:361 54
-
Abstract:Disclosed is a high efficiency amplifier operable to substantially reduce electromagnetic interference (EMI). The high efficiency amplifier comprises an output stage to provide a high powered signal to a load. The high efficiency amplifier further comprises an overlap protection circuit to produce a timing non-overlap in a control signal for the output stage, and an edge control circuit to reduce a transient portion of the high powered signal to substantially reduce the EMI. The overlap protection circuit and the edge control circuit may be implemented with resistive source degeneration. Also disclosed is a related method. In one embodiment, the high efficiency amplifier and the related method may be incorporated into a cellular telephone or a mobile audio device.
-
Real-Time Short-Circuit Detection
view source -
US Patent:20130049763, Feb 28, 2013
-
Filed:Nov 23, 2011
-
Appl. No.:13/304241
-
Inventors:Xicheng Jiang - Irvine CA, US
Jianlong Chen - Irvine CA, US
Sasi Kumar Arunachalam - Irvine CA, US -
Assignee:BROADCOM CORPORATION - Irvine CA
-
International Classification:G01R 31/14
-
US Classification:324509
-
Abstract:Presented are circuits and methods for providing real-time short-circuit detection, capable of detecting a short-circuit prior to occurrence of an over-limit current event. Such a circuit can be used to provide real-time short-circuit detection for a switched-mode system for a switched-mode system having a pre-driver and a power stage, and includes a reference block for generating a reference voltage according to drive signals provided by the pre-driver, and a comparator, which may be a synchronized comparator. The comparator is configured to compare the reference voltage to a switching node voltage generated in a power stage of the switched-mode system, and to produce an output enabling detection of the short-circuit in the switched-mode system.
Lawyers & Attorneys
Name / Title
Company / Classification
Phones & Addresses
Xt 67182
Broadcom Corporation
Semiconductors and Related Devices
Semiconductors and Related Devices
5300 California Ave, Irvine, CA 92617
Googleplus
Jianlong Chen
Jianlong Chen
Youtube
Get Report for Jianlong Chen from Irvine, CA, age ~49