Karl Walton Gohl

US Patent:

62126660, Apr 3, 2001

Filed:

Nov 4, 1996

Appl. No.:

8/743488

Inventors:

Karl W. Gohl - Los Altos CA
Ross A. Donelly - Sunnyvale CA
Helmut Hissen - Palo Alto CA

Assignee:

Synopsys, Inc. - Mountain View CA

International Classification:

G06F 1750

US Classification:

716 6

Abstract:

A method and apparatus that displays a "delay chart" on a display screen, using a variety of user-selected formats and representing delays of a circuit being debugged. These formats include right-to-left and left-to-right displays. The displays can optionally have duplicative paths merged and zero delay paths removed. The invention also allows the designer to select various parts of the delay chart and then automatically highlights related portions of HDL code for the circuit (which also is displayed on the display screen). Conversely, the designer can select portions of the HDL code and the invention will automatically highlight related portions of the delay chart. Thus, the designer can easily determine which parts of the HDL caused large delays in the circuit being designed and can easily change those parts of the HDL in an attempt to obtain more desirable timing.