Kenneth Lewis Hamilton

US Patent:

42019834, May 6, 1980

Filed:

Mar 2, 1978

Appl. No.:

5/882691

Inventors:

Richard A. Magerl - Schaumburg IL
George E. Dykas - Vernon Hills IL
Kenneth W. Hamilton - Rolling Meadows IL

Assignee:

Motorola, Inc. - Schaumburg IL

International Classification:

G06F 314

US Classification:

340709

Abstract:

An addressing circuitry for a dot matrix vertical scan plasma display includes a character row counter and a character column counter, a random access memory, a dot pattern generator, a parallel to series shift register, and a driver for the display. The addressing circuitry is responsive to a processor. Alpha-numeric digital characters to be displayed are read out of the memory in sequence in response to a sequence signal from the character row counter and the character column signal output. The words read out of the memory are converted into dot matrix pattern by the dot pattern generator and displayed on the plasma display via the parallel to serial shift register and driver. An offset adder is used when the number of character rows and the number of characters per row of the display are other than binary progression numbers in generating a sequence signal. The offset adder is interposed between the random access memory and the row and column outputs. The offset adder is of a design that eliminates the wasted character memory locations that would otherwise take place in its absence.