Mike N Mccollough

US Patent:

46972790, Sep 29, 1987

Filed:

Nov 4, 1985

Appl. No.:

6/794931

Inventors:

James J. Baratti - Los Angeles CA
Mike McCollough - Inglewood CA
Glenn P. Gouzoules - El Segundo CA

Assignee:

Hughes Aircraft Company - Los Angeles CA

International Classification:

G11C 1900

US Classification:

377 73

Abstract:

A shift register stage (20) for LSI and VLSI circuits is disclosed and includes a first latching circuit (21) responsive to a data input and for providing a first data output; control circuitry (23) responsive to the first data output and to a parallel data input for providing as a controlled data output a replica of the first data output or a replica of the parallel data input as a function of a control signal; a second latching circuit (25) responsive to the controlled data output and for providing a second data output; and a third latching circuit (27) responsive to the second data output and for providing a third data output. Also disclosed is a shift register (30) for LSI and VLSI circuits which advantageously utilizes the foregoing shift register stage of the invention and which provides for AC or delay testing of an integrated circuit which includes two of such shift registers (30, 60) and a logic network (50) interposed therebetween.