Shreyas Sen

age ~40

from West Lafayette, IN

Also known as:
  • Sen Shreyas
  • Shreyas Sendas
  • Shreyas Dassen

Shreyas Sen Phones & Addresses

  • West Lafayette, IN
  • Hillsboro, OR
  • Portland, OR
  • Austin, TX
  • Atlanta, GA

Work

  • Company:
    Purdue university
    Jul 2020
  • Position:
    Associate professor

Education

  • Degree:
    Doctorates, Doctor of Philosophy
  • School / High School:
    Georgia Institute of Technology
    2006 to 2011

Skills

Circuit Design • Ic • Cadence • Vlsi • Computer Architecture • Verilog • Modelsim • Semiconductors • Soc • Vhdl • Simulations • Cadence Virtuoso • Characterization • Cmos • Agilent Ads • Analog Circuit Design • Mixed Signal • Spice • Integrated Circuits • Very Large Scale Integration

Interests

Science and Technology • Education

Industries

Semiconductors

Us Patents

  • Wideband Jammer Detector

    view source
  • US Patent:
    20100245151, Sep 30, 2010
  • Filed:
    Oct 20, 2009
  • Appl. No.:
    12/582090
  • Inventors:
    Harish S. Muthali - Austin TX, US
    Shreyas Sen - Atlanta GA, US
  • Assignee:
    QUALCOMM Incorporated - San Diego CA
  • International Classification:
    G01S 7/36
    H03F 3/04
    G01R 19/00
  • US Classification:
    342 19, 330288, 327 51
  • Abstract:
    Techniques for detecting jammer signals in a received signal are described. In one aspect, high-speed current mirror resistive compensation circuits and output impedance boosting circuits are utilized to increase amplifier bandwidth in an improved wideband amplifier circuit. In another aspect, a dual transistor configuration including common source topology, averaging capacitors and a comparator circuit is utilized to improve the sensing of signal peaks in a peak detector block, which can be used together with the wideband amplifier circuit and a digital jammer detection circuit to detect jammer signals. The digital jammer detection circuit aids in the determination of the presence of jammer signals within the received signal, the determination of which may be variable due to programmability of the digital jammer detection circuit as described.
  • Human Body Communication Interference Rejection System

    view source
  • US Patent:
    20190379414, Dec 12, 2019
  • Filed:
    Mar 7, 2018
  • Appl. No.:
    15/915029
  • Inventors:
    - West Lafayette IN, US
    Shreyas Sen - West Lafayette IN, US
  • International Classification:
    H04B 1/12
    H04B 13/00
  • Abstract:
    A communication interference rejection system, comprising a dual data rate (DDR) receiver operatively connected to a device connected to a body of a user. The DDR receiver is configured to receive a signal transmitted through the body of the user, with the signal comprising a relatively substantially small constant amplitude component and a relatively large sinusoidal or modulated interference component, said interference component due to human body antenna effect. The receiver integrates the signal and sample at a sampling time, with the sampling time defined as T=n/F, wherein Fis the frequency of the modulated interference component and n is an integer.
  • Wearable Health Monitoring System And Method Using Human Body Communication

    view source
  • US Patent:
    20190347393, Nov 14, 2019
  • Filed:
    May 14, 2019
  • Appl. No.:
    16/412409
  • Inventors:
    - West Lafayette IN, US
    Shreyas Sen - West Lafayette IN, US
  • Assignee:
    Purdue Research Foundation - West Lafayette IN
  • International Classification:
    G06F 21/32
    A61B 5/00
  • Abstract:
    A communication interference rejection system comprising a relatively low-impedance voltage mode driver output which receives a signal from a sensor, the sensor near a user's skin, a receiver operatively connected to a device connected to a body of a user, wherein the receiver configured to receive a signal transmitted through the body of the user. The signal comprises a relatively substantially small constant amplitude component and a relatively large sinusoidal or modulated interference component, the interference component due to human body antenna effect, the receiver comprising a high-impedance termination to minimize channel loss, the receiver further configured to receive frequencies in the 10 KHz to 10 MHz range.
  • Proximity Capacitive Coupling For Board-To-Board Wide Bandwidth Transmissions

    view source
  • US Patent:
    20150340814, Nov 26, 2015
  • Filed:
    May 23, 2014
  • Appl. No.:
    14/286445
  • Inventors:
    JAMES E. JAUSSI - Hillsboro OR, US
    BRYAN K. CASPER - Portland OR, US
    SHREYAS SEN - Hillsboro OR, US
    CHINTAN S. THAKKAR - Portland OR, US
  • International Classification:
    H01R 13/6461
    H01R 13/6586
    H01R 13/627
    H01R 13/652
    H01R 13/62
    H01R 43/20
    H01R 13/6598
  • Abstract:
    Techniques for forming high-bandwidth proximity connection between capacitively coupled plug and receptacle are described herein. A system for achieving capacitive coupling between contactless pads is described. The techniques include aligning and retaining the plug and receptacle in close proximity to one another. The techniques include cancelling crosstalk in the system based on the symmetry and orientation of differential pairs comprising signal pads. The techniques include enabling a high-bandwidth proximity transmission by filtering the transmission using a silicon buffer component.

Resumes

Shreyas Sen Photo 1

Associate Professor

view source
Location:
Hillsboro, OR
Industry:
Semiconductors
Work:
Purdue University
Associate Professor

Intel Labs Feb 2015 - Dec 2015
Research Scientist, Wireless Communication Research

Intel Labs Sep 2011 - Jan 2015
Research Scientist, Circuit Research Lab

Georgia Institute of Technology Aug 2006 - Aug 2011
Graduate Research Assistant and Intel Phd Fellow

Rambus May 2009 - Aug 2009
High Frequency Io Communication Circuit Design Research
Education:
Georgia Institute of Technology 2006 - 2011
Doctorates, Doctor of Philosophy
Jadavpur University 2002 - 2006
Bachelor of Engineering, Bachelors, Electronics
Skills:
Circuit Design
Ic
Cadence
Vlsi
Computer Architecture
Verilog
Modelsim
Semiconductors
Soc
Vhdl
Simulations
Cadence Virtuoso
Characterization
Cmos
Agilent Ads
Analog Circuit Design
Mixed Signal
Spice
Integrated Circuits
Very Large Scale Integration
Interests:
Science and Technology
Education

Facebook

Shreyas Sen Photo 2

Shreyas Sen

view source
Shreyas Sen Photo 3

Shreyas Sen

view source

Youtube

Shreya Sen performs a classical dance act - B...

Little Shreya Sen kicks off the Boogie Woogie kid's challenge with a b...

  • Category:
    Shows
  • Uploaded:
    05 May, 2011
  • Duration:
    4m 49s

Sanjukta and Shreya Sen

Dance recital in Odissi Singapore

  • Category:
    People & Blogs
  • Uploaded:
    08 Mar, 2008
  • Duration:
    1m 25s

Shreya Sen (Bam bam)

Shreya performance at Indoor stadium

  • Category:
    People & Blogs
  • Uploaded:
    21 Oct, 2007
  • Duration:
    2m 37s

Bollywood Comedy Scenes - Sania Ji - Apna Sap...

Watch Bollywood Comedy Scenes - Sania Ji - Apna Sapna Money Money - Ri...

  • Category:
    Entertainment
  • Uploaded:
    04 May, 2010
  • Duration:
    3m 13s

Rajapattai Podi Paiyy video song - Vikram, Sh...

www.gemini360.in Rajapattai Podi Paiyy Singer Vikram, Andrea Jeremiah,...

  • Category:
    Film & Animation
  • Uploaded:
    07 Jan, 2012
  • Duration:
    4m 7s

Mirch - Bollywood Movie Review - Shreyas Talp...

Watch Mirch - Bollywood Movie Review - Shreyas Talpade, Konkana Sen Sh...

  • Category:
    Entertainment
  • Uploaded:
    17 Dec, 2010
  • Duration:
    2m 15s

Googleplus

Shreyas Sen Photo 4

Shreyas Sen


Get Report for Shreyas Sen from West Lafayette, IN, age ~40
Control profile