Stephen Trinh

age ~40

from Issaquah, WA

Stephen Trinh Phones & Addresses

  • Issaquah, WA
  • Renton, WA
  • 361 Boynton Ave, San Jose, CA 95117 • 9853819224
  • 740 Saratoga Ave APT X107, San Jose, CA 95129
  • Cambridge, MA
  • Schenectady, NY
  • Houma, LA
  • Erlanger, KY
  • 3296 Vernice Ave, San Jose, CA 95127 • 4082514237

Work

  • Position:
    Machine Operators, Assemblers, and Inspectors Occupations

Education

  • Degree:
    High school graduate or higher

Us Patents

  • Compact Column Redundancy Cam Architecture For Concurrent Read And Write Operations In Multi-Segment Memory Arrays

    view source
  • US Patent:
    7301832, Nov 27, 2007
  • Filed:
    Nov 3, 2005
  • Appl. No.:
    11/266501
  • Inventors:
    Stephen T. Trinh - San Jose CA, US
    Dixie H. Nguyen - San Jose CA, US
  • Assignee:
    Atmel Corporation - San Jose CA
  • International Classification:
    G11C 29/00
  • US Classification:
    365200, 365 49
  • Abstract:
    A memory system incorporating redundancy utilizes a content addressable memory to monitor addresses during memory accesses. The content addressable memory provides a pointer to an alternate memory location when a previously determined faulty location is requested. Redundant memory cells are accessed by use of column redundancy information output from the content addressable memory. During a memory access cycle a register in the content addressable memory latches a memory address. The content addressable memory decodes the address and produces column redundancy information as an output. The column redundancy information is latched during a period complementary to the memory access cycle. By utilizing complementary memory access phases to latch memory addresses in contrast with a utilization of column redundancy information, a single set of registers may be used. Additionally, concurrent read and write operations are supported.
  • Channel Discharging After Erasing Flash Memory Devices

    view source
  • US Patent:
    7397699, Jul 8, 2008
  • Filed:
    Jul 27, 2005
  • Appl. No.:
    11/190722
  • Inventors:
    Stephen T. Trinh - San Jose CA, US
  • Assignee:
    Atmel Corporation - San Jose CA
  • International Classification:
    G11C 11/34
  • US Classification:
    36518518, 36518527, 36518528, 36518529
  • Abstract:
    A post-erase channel clearing procedure for double well, floating gate, non-volatile memory cells. The channel is cleared of charged particles coming from the floating gate after an erase operation in two steps. In the first step the charged particles are pushed into an upper substrate well below the floating gate but not allowed into a deeper well of opposite conductivity type relative to the upper well. After a brief time, T, the charged particles are pushed by a bias voltage into the deeper well from the upper well. This two step clearing procedure avoids device latchup that might occur otherwise.
  • Column Redundancy Ram For Dynamic Bit Replacement In Flash Memory

    view source
  • US Patent:
    7515469, Apr 7, 2009
  • Filed:
    Sep 27, 2007
  • Appl. No.:
    11/862436
  • Inventors:
    Alan Chen - Saratoga CA, US
    Neville Ichhaporia - San Jose CA, US
    Vijay P. Adusumilli - San Jose CA, US
    Stephen Trinh - San Jose CA, US
  • Assignee:
    Atmel Corporation - San Jose CA
  • International Classification:
    G11C 16/06
    G11C 16/04
  • US Classification:
    36518509, 36518533
  • Abstract:
    A column redundancy system for a non-volatile memory includes a separate companion controller chip that includes a column redundancy RAM memory array for storing addresses of defective non-volatile memory cells. Column redundancy match logic provides a match output signal corresponding to a match of a particular user input address for the non-volatile memory with the address of a defective non-volatile memory cell, the collection of said addresses stored in the column redundancy RAM memory array. Column redundancy replacement logic, in response to a match output, dynamically substitutes correct data associated with a defective non-volatile memory cell into an I/O program or read data bit stream of the non-volatile memory chip.
  • Channel Discharging After Erasing Flash Memory Devices

    view source
  • US Patent:
    20080266982, Oct 30, 2008
  • Filed:
    Jul 7, 2008
  • Appl. No.:
    12/168786
  • Inventors:
    Stephen T. Trinh - San Jose CA, US
  • Assignee:
    Atmel Corporation - San Jose CA
  • International Classification:
    G11C 16/06
  • US Classification:
    36518529, 36518518
  • Abstract:
    A post-erase channel clearing procedure for double well, floating gate, non-volatile memory cells. The channel is cleared of charged particles coming from the floating gate after an erase operation in two steps. In the first step the charged particles are pushed into an upper substrate well below the floating gate but not allowed into a deeper well of opposite conductivity type relative to the upper well. After a brief time, T, the charged particles are pushed by a bias voltage into the deeper well from the upper well. This two step clearing procedure avoids device latchup that might occur otherwise.
  • Adaptive Programming For Non-Volatile Memory Devices

    view source
  • US Patent:
    20130250692, Sep 26, 2013
  • Filed:
    Mar 20, 2012
  • Appl. No.:
    13/425203
  • Inventors:
    Danut Manea - Saratoga CA, US
    Erwin Castillon - Milpitas CA, US
    Uday Mudumba - San Jose CA, US
    Sabina Centazzo - Sunnyvale CA, US
    Stephen Trinh - San Jose CA, US
    Dixie Nguyen - San Jose CA, US
  • Assignee:
    ATMEL CORPORATION - San Jose CA
  • International Classification:
    G11C 16/10
  • US Classification:
    36518518
  • Abstract:
    Systems and techniques for performing write operations on non-volatile memory are described. A described system includes a memory structure including non-volatile memory cells that are arranged on word lines and bit lines and a microcontroller that is communicatively coupled with the memory structure. The memory structure can include non-volatile memory cells that are arranged on word lines and bit lines. The microcontroller can be configured to receive data to write to the memory structure, write the data to the memory structure using a selected word line of the word lines, detect a failure to write the data, apply, based on the failure, a negative bias voltage to one or more unselected word lines of the word lines during a negative bias period, and write the data to the portion of the memory cells using the selected word line during the negative bias period.
  • Ultra-Deep Power-Down Mode For Memory Devices

    view source
  • US Patent:
    20140032956, Jan 30, 2014
  • Filed:
    Jul 26, 2012
  • Appl. No.:
    13/559320
  • Inventors:
    Richard V. De Caro - El Dorado Hills CA, US
    Danut Manea - Saratoga CA, US
    YONGLIANG WANG - Saratoga CA, US
    Stephen Trinh - San Jose CA, US
    Paul Hill - Southampton, GB
  • Assignee:
    Atmel Corporation - San Jose CA
  • International Classification:
    G06F 1/32
  • US Classification:
    713324
  • Abstract:
    A memory device includes a voltage regulator, whose output provides a voltage supply for various other components of the memory device, including a command user interface. The memory device is placed into an ultra-deep power-down mode by providing to the memory device a software command, which causes the output of the voltage regulator to be disabled. To bring the memory device out of the ultra-deep power-down mode, a chip select signal is provided to the memory device, which includes a wake-up circuit that remains powered on even when the memory device is in the ultra-deep power-down mode. Receipt of the chip select signal while the memory device is in the ultra-deep power-down mode causes the output of the voltage regulator to be enabled, thereby providing power to the components that were completely powered down.
  • Column/Sector Redundancy Cam Fast Programming Scheme Using Regular Memory Core Array In Multi-Plane Flash Memory Device

    view source
  • US Patent:
    7196952, Mar 27, 2007
  • Filed:
    Dec 7, 2005
  • Appl. No.:
    11/295878
  • Inventors:
    Stephen T. Trinh - San Jose CA, US
  • Assignee:
    Atmel Corporation - San Jose CA
  • International Classification:
    G11C 7/00
  • US Classification:
    365200, 365201, 3652257
  • Abstract:
    Programming redundant columns for a multi-plane EEPROM includes identifying a defective memory column during a back-end testing operation to provide redundancy information in the form of the original address for the defective column and the address for corresponding fuse links that are programmed to access a redundant column instead of the defective column. From the address for the corresponding fuse links are provided redundant column word-line select (COL RED WL Select) signals to WL input terminals of a Column Redundancy CAM. From the address for the corresponding fuse links are provided column address decoded COL Address Decoded signals to decoded column address input terminals of the Column Redundancy CAM. All of the fuse links are simultaneously programmed.
  • Testing Circuitry And Methods For Analog Neural Memory In Artificial Neural Network

    view source
  • US Patent:
    20220405564, Dec 22, 2022
  • Filed:
    Aug 22, 2022
  • Appl. No.:
    17/893075
  • Inventors:
    - San Jose CA, US
    Thuan Vu - San Jose CA, US
    Stephen Trinh - San Jose CA, US
    Stanley Hong - San Jose CA, US
    Anh Ly - San Jose CA, US
    Steven Lemke - Boulder Creek CA, US
    Nha Nguyen - San Jose CA, US
    Vipin Tiwari - Dublin CA, US
    Nhan Do - Saratoga CA, US
  • International Classification:
    G06N 3/063
    G06N 3/04
    G11C 16/04
    G11C 16/10
    G11C 16/34
  • Abstract:
    Testing circuitry and methods are disclosed for use with analog neural memory in deep learning artificial neural networks. In one example, a method comprises programming a plurality of analog neural non-volatile memory cells in an array of analog neural non-volatile memory cells to store one of N different values, where N is a number of different levels that can be stored in any of the analog neural non-volatile memory cells; measuring a current drawn by the plurality of analog neural non-volatile memory cells; comparing the measured current to a target value; and identifying the plurality of the analog neural non-volatile memory cells as bad if the difference between the measured value and the target value exceeds a threshold.

Resumes

Stephen Trinh Photo 1

Stephen Trinh

view source
Stephen Trinh Photo 2

Stephen Trinh

view source
Location:
United States
Stephen Trinh Photo 3

Stephen Trinh

view source
Location:
United States
Stephen Trinh Photo 4

Stephen Trinh

view source
Location:
United States

Vehicle Records

  • Stephen Trinh

    view source
  • Address:
    16 Sheridan Vlg APT A4, Schenectady, NY 12308
  • VIN:
    1HGCP36828A071392
  • Make:
    HONDA
  • Model:
    ACCORD SDN
  • Year:
    2008

License Records

Stephen Trinh

Address:
350 3 St UNIT 701, Cambridge, MA
License #:
EI.0028686 - Expired
Category:
Civil Engineer
Issued Date:
Aug 23, 2007
Expiration Date:
Mar 31, 2012

Googleplus

Stephen Trinh Photo 5

Stephen Trinh

Stephen Trinh Photo 6

Stephen Trinh

Stephen Trinh Photo 7

Stephen Trinh

Stephen Trinh Photo 8

Stephen Trinh

Stephen Trinh Photo 9

Stephen Trinh

Youtube

River Flows in You - Yiruma

  • Duration:
    2m 31s

Eternity - Memory of Light and Waves - FFX-2

Eternity - Memory of Light and Waves from Final Fantasy X-2 Composed b...

  • Duration:
    7m 17s

The Black Pearl (Pirates of the Caribbean OST)

After listening to Kyle Landry's arrangement, I decided to try and lea...

  • Duration:
    1m 51s

Marriage D'Amour - Richard Clayderman

Marriage D'Amour by Richard Clayderman.. This one took quite a few tri...

  • Duration:
    2m 17s

A Whole New World

My attempt at this version by Kyle! Composed by Alan Menken Arranged b...

  • Duration:
    3m 4s

DevLog #1 - Start! [Mystery]

Just wanted to show off a bit of what I'm currently working on (and wh...

  • Duration:
    4m 21s

Other Social Networks

Stephen Trinh Photo 10

Stephen Trinh Google+

view source
Network:
GooglePlus
Stephen Trinh - - - ... ,["5631513855232706913"] ,["104598163815790100990","htt... Trinh" ...
Stephen Trinh Photo 11

Stephen Trinh Google+

view source
Network:
GooglePlus
Stephen Trinh - - - ... In Stephen's circles (21). View all . Have Stephen ...

Flickr

Myspace

Stephen Trinh Photo 20

Stephen Trinh

view source
Locality:
Ho Chi Minh, Ho Chi Minh
Gender:
Male
Birthday:
1943

Facebook

Stephen Trinh Photo 21

Stephen Trinh

view source
Stephen Trinh Photo 22

Stephen Trinh

view source
Stephen Trinh Photo 23

Stephen T. Trinh

view source
Stephen Trinh Photo 24

Stephen Trinh

view source
Join Facebook to connect with Stephen Trinh ...
Stephen Trinh Photo 25

Stephen Trinh

view source
Stephen Trinh Photo 26

Stephen Trinh

view source

Get Report for Stephen Trinh from Issaquah, WA, age ~40
Control profile