business formation business litigation civil litigation contracts copyrights cybersquatting defamation intellectual property internet law mediation technology law torts
ISLN:
914077587
Admitted:
1997
Law School:
Thomas Jefferson School of Law, J.D., 1996; University of San Diego, LL.M., 1999
EMPLOYER DIRECT HEALTHCARE, INC Finance and Insurance · Insurance Carriers and Related Activities · Agencies, Brokerages and Other Insurance Related Activities · Health/Allied Services
Thomas K. Johnston - Austin TX, US Frank Frederick - Austin TX, US
Assignee:
Freescale Semiconductors, Inc. - Austin TX
International Classification:
G01R031/28
US Classification:
714731
Abstract:
Embodiments of the present invention relate generally to scan clock waveform generation. One embodiment utilizes global and local circular shift registers to provide a series of shift/capture pulses at a manageable frequency for the tester and launch pulses that are phase shifted in order to provide for at-speed testing. Therefore, scan test patterns may be shifted in or out of state elements at lower frequencies as compared to the normal operating frequency of the integrated circuit being tested, while still allowing for at-speed testing. An alternate embodiment utilizes a circular shift register in combination with static storage devices and waveform generators to provide the shift/capture pulses and launch pulses. Embodiments of the present invention also allow for clock inversion where the clock and clock bar signals are dependent during normal mode and independent during scan test mode.
An adjustable buffer including a first series of P-channel devices having current electrodes coupled in series between a first voltage supply and a first output node, and a first series of N-channel devices having current electrodes coupled in series between the first output node and a second voltage supply. The control electrodes of the P- and N-channel devices are coupled to a selected one of an input node and a corresponding voltage supply collectively forming first and second sets of selectable connections. The first and second sets of selectable connections are made to adjust delay from the input node to the first output node. A clock distribution system including multiple uniform adjustable buffers coupled between at least one root node and multiple destination nodes, where each uniform adjustable buffer is adjustable between a minimum delay and a maximum delay.
An adjustable buffer including a series of P-channel devices having current paths coupled between a first voltage supply and at least one output node, and a series of N-channel devices having current paths coupled between the output node and a second voltage supply. The control electrodes of the P- and N-channel devices are coupled to a selected one of an input node and a corresponding voltage supply collectively forming first and second sets of selectable connections. The first and second sets of selectable connections are made to adjust delay from the input node to the output node. The selectable connections may be defined in an integrated circuit mask or may be electronic switches. The P- and N-channel devices may be in a balanced configuration or an imbalanced configuration. The P- and N-channel devices may form an inverting buffer or a non-inverting buffer.
Method And Apparatus For Leveraging History Bits To Optimize Memory Refresh Performance
John Mark Boyer - Austin TX William Clayton Bruce - Austin TX Grady Lawrence Giles - Austin TX Thomas K. Johnston - Austin TX Bernard J. Pappert - Austin TX John J. Vaglica - Austin TX
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
G11C 700
US Classification:
711106
Abstract:
A method and apparatus that improves either power savings and/or DRAM system access bandwidth in an embedded DRAM device. The apparatus (200, 800, or 900) contains embedded DRAM memory devices (212, 802, or 902) which require refresh operations in order to retain data. As the memory devices (212, 802, or 902) are accessed by read and write system operations and by refresh operations, a set of history bits (204, 808, 904) are continually updated to indicate a level of freshness for the charge stored in various DRAM memory rows. When scheduled refresh opportunities arrive for each memory row in the embedded DRAM devices, the history bits (204, 808, 904) are accessed to determine if the refresh operation of a row of memory should be performed or if the refresh operation should be postponed until a subsequent refresh time period.
Fusleless Memory Repair System And Method Of Operation
Thomas Kevin Johnston - Austin TX William Daune Atwell - Spicewood TX David Russell Tipple - Austin TX
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
G11C 700
US Classification:
365200
Abstract:
A method and system for performing memory repair via redundant rows of memory uses memory elements (208 and 210) for redundant row selection instead of conventional fuses. An on-chip test controller (110) is capable of testing memory rows (106) either at wafer probe, at final testing after manufacturing, or after memory chip packaging and/or final sale to end users. If this testing identifies faulty memory rows in the memory array at any time, the electrically programmable memory elements (208 and 210) can be internally re-programmed to create a new memory configuration which includes redundant memory rows (108). This new memory configuration is enabled in order to remove the newly-detected and previously-detected faulty memory rows from active memory in the memory array.
Method And Apparatus For Verifying And Characterizing Data Retention Time In A Dram Using Built-In Test Circuitry
Thomas Kevin Johnston - Austin TX Grady Lawrence Giles - Austin TX William Daune Atwell - Spicewood TX
Assignee:
Motorola Inc. - Schaumburg IL
International Classification:
G06F 1134
US Classification:
711106
Abstract:
A BIST controller (112) and methodology uses the DRAM controller (108) refresh signals to test the data retention characteristics of a DRAM memory array (132). The BIST controller blocks a fraction of the refresh cycles generated by the DRAM controller to provide a margin of confidence above the DRAM's specified retention time. The BIST controller is especially suited to embedded applications in which access to the memory is indirect and to applications in which the memory system is modular. The invention may also be used to characterize the actual retention time of a particular DRAM allowing the system to optimize the DRAM's refresh interval.
Counter Having Programmable Periods And Method Therefor
A counter (200) generates signals which have an average period of a non-integer multiple of an input clock period. Through the use of this non-integer multiple period, non-integer division operations are executed and used in circuits such as pulse width modulators (800) and phase lock loops (900). Additionally, when the counter (200') is used with a Gray coded counter, the average duty cycle of all bits is exactly equal to 50%.
Integrated Circuit For External Bus Interface Having Programmable Mode Select By Selectively Bonding One Of The Bond Pads To A Reset Terminal Via A Conductive Wire
A method and apparatus for allowing an integrated circuit to be hard-wired into one of a plurality of modes of operation by providing a plurality of mode bonding pads (104-108). Based upon customer demand, a reset post (102) or like external terminal of the integrated circuit is wire bonded or conductively coupled to only one of the plurality of mode pads (104-108). By bonding only one of the mode pads (104-108) to the reset pin, one of the plurality of distinct modes of operation is enabled upon reset.
Dr. Johnston graduated from the Boston University School of Medicine in 1980. He works in Hanover, MA and specializes in Pediatrics. Dr. Johnston is affiliated with South Shore Hospital.
TriStar Medical GroupCentennial Heart Cardiovascular Consultants 2400 Patterson St STE 502, Nashville, TN 37203 6155151900 (phone), 6152924633 (fax)
Education:
Medical School Vanderbilt University School of Medicine Graduated: 1988
Procedures:
Cardiac Stress Test Cardioversion Echocardiogram Angioplasty Cardiac Catheterization Continuous EKG Electrocardiogram (EKG or ECG) Pacemaker and Defibrillator Procedures
Conditions:
Aortic Valvular Disease Cardiac Arrhythmia Congenital Anomalies of the Heart Mitral Valvular Disease Paroxysmal Supreventricular Tachycardia (PSVT)
Languages:
English Polish Spanish
Description:
Dr. Johnston graduated from the Vanderbilt University School of Medicine in 1988. He works in Nashville, TN and specializes in Cardiovascular Disease. Dr. Johnston is affiliated with Tristar Centennial Medical Center, Tristar Centennial Womens & Childrens Hospital and Tristar Medical Center.
10th Avenue Elementary School Cranbrook Saudi Arabia 1969-1970, Amy Woodland Elementary School Cranbrook Saudi Arabia 1970-1973, James Thompson Elementary School Richmond Saudi Arabia 1973-1978