William C Lowe

US Patent:

60582537, May 2, 2000

Filed:

Dec 5, 1996

Appl. No.:

8/760968

Inventors:

William M. Lowe - Austin TX

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

G06F 1100

US Classification:

39550003

Abstract:

A method and apparatus are presented for performing intrusive testing in order to verify proper operation of a microprocessor "feature". The method includes providing a microprocessor model which includes a representation of the feature to be tested. The feature operates in one of several different operating modes as determined by the states of one or more control signals. Intruder logic, configured to restrict operation of the feature to a single desired operating mode, is introduced into the microprocessor model. The microprocessor model executes a testing program which requires operation of the feature and produces a result. The result produced by the microprocessor model is compared to an expected result. Any difference between the result produced by the microprocessor model and the expected result may be due to an error in feature hardware or the portion of the feature control circuitry associated with the selected operating mode. The microprocessor model may be a software implementation (i. e.

US Patent:

57401837, Apr 14, 1998

Filed:

Dec 5, 1996

Appl. No.:

8/761005

Inventors:

William M. Lowe - Austin TX

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

G06F 1100

US Classification:

371 251

Abstract:

Presented are a method an apparatus for operational verification of a microprocessor subject to an interrupt during a "target" activity. A software model of the microprocessor allows determination of the start and end of the target activity via one or more signals generated during the target activity. A testing program causes the microprocessor model to produce a timing signal (i. e. , a trigger event) a number of system clock cycles (i. e. , a delay time) before the target activity begins. A software memory model coupled to the microprocessor model includes an interrupt signal generator. The interrupt signal generator receives the trigger event and generates an interrupt signal after the delay time expires following the trigger event. A simulation trace obtained during a first "characterization" procedure is used to determine the delay time. Following the characterization procedure, the microprocessor replaces the microprocessor model.

US Patent:

55834612, Dec 10, 1996

Filed:

Sep 19, 1994

Appl. No.:

8/308351

Inventors:

William M. Lowe - Austin TX

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

H03K 513
H03K 3284

US Classification:

327172

Abstract:

An internal clock generation circuit is provided for receiving an external clock signal. Based upon the duration of each high and low pulse width of the external clock signal, the internal clock generation circuit selects one of two possible clock signals as an internal clock signal for connection to a load device. Selection is based upon whether the high and low pulse durations of the external clock signal exceed or are less than a threshold amount. If exceeded, the external clock signal connects a longer duration pulse width internal clock signal to the load device. If less than, the internal clock signal connects a shorter duration internal clock signal to the load device. Accordingly, the internal clock generation circuit allows for variability in the external clock signal frequency and duty cycle and correspondingly selects one of two (and possibly more) clock signals for connection to the load device. Detection and selectability allows for load device operation at speeds less than maximum designed amounts in order to salvage slower speed devices and improve wafer yield.

US Patent:

54147450, May 9, 1995

Filed:

Jun 1, 1993

Appl. No.:

8/069521

Inventors:

William M. Lowe - Austin TX

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

G11C 1928

US Classification:

377114

Abstract:

A clocking disable and enable circuit is provided having an input for receiving a clocking signal and another input for receiving a disable/enable signal. The disable and enable circuit provides a clocking disable/enable output from the circuit which is synchronized with the clocking signal during times in which the disable/enable signal is not activated. At times during which the disable/enable signal is activated, the clocking disable/enable signal transitions after at least a one half clocking period to a steady state value (either high or low voltage level). After the disable/enable signal becomes inactive again, clocking disable/enable signal automatically resynchronizes to the clocking signal. The clocking disable and enable circuit herein is well suited for providing glitch-free transition between a clocking state and a steady state to a synchronized digital or analog circuit which depends upon clocking synchronization for its operation. The clocking disable and enable circuit herein is also well suited for providing temporary halt to the connected digital or analog circuit as well as providing periods of selective demodulation associated with frequency tracking communication systems.

US Patent:

6073194, Jun 6, 2000

Filed:

Sep 25, 1998

Appl. No.:

9/161341

Inventors:

William M. Lowe - Austin TX

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

G06F 1700
G06F 1100
G01R 3100

US Classification:

710100

Abstract:

A system and method for detecting timing-related functional problems in an HDL design of a computer system component are disclosed. A simulated model of the HDL design is supplied with a reference signal through a simulated bus. A bus transaction signal is then applied to the simulated model through the same or different simulated bus. The delay between the bus transaction signal and the reference signal is then varied over a range of values, and the simulated model's response to the bus transaction signal for each such delay value is received and analyzed by a transaction checker stored in the computer system memory. The duration of the bus transaction signal may also be varied. This methodology allows conversion of system waveform relationships, which could be observed on a physical system incorporating a manufactured version of the computer system component under test, into simulation waveforms with the same relative relationship. Problems that were once found only after the device was manufactured can now be detected prior to the manufacturing stage.

US Patent:

59960507, Nov 30, 1999

Filed:

Jul 31, 1997

Appl. No.:

8/904434

Inventors:

Hamilton B. Carter - Austin TX
William M. Lowe - Austin TX

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

G06F 1208

US Classification:

711141

Abstract:

A methodology that provides detection of cache coherency errors in addition to detection of inefficient cache use by a cache master is disclosed. A model of the cache with storage for the address and data contained in each cache line and a flag indicating the state of the cache line (e. g. , MESI state, or other cache coherency protocol state) is utilized. In addition, the cache model object also holds a dynamically allocated list (the cycle list) of bus cycles. This list is used to store pointers to non-cache bus cycles initiated in the multi-bus system. Cache bus cycles can update the state of the cache model object and can also instruct the cache model to perform coherency tests on pending non-cache bus cycles in the cycle list. When all protocol tests for a non-cache bus cycle have been successfully completed, no further coherency tests are performed on that bus cycle. Cache master verification is also achieved by polling the cache model to determine source of target resolution cycles for a bus cycle initiated by bus masters.

US Patent:

59304820, Jul 27, 1999

Filed:

Jul 31, 1997

Appl. No.:

8/904504

Inventors:

Hamilton B. Carter - Austin TX
William M. Lowe - Austin TX

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

G06F 1300

US Classification:

395280

Abstract:

A transaction checking system and method to verify bus bridges in multi-master bus systems are described. A state machine model is created for each bus in the system. An initiator cycle list and a target cycle list store corresponding bus cycle state machine objects and transition their states according to bus signals. The bus cycle state machines provide a mechanism of persistent storage for other verification tasks. A bus bridge model may store a copy of each configuration register for the bus bridge, thereby monitoring current state of the bus bridge. False failures due to data merging, data collapsing and address remapping are avoided. A cache model and a cycle-based messaging system provide verification of proper cache master operation. Cache coherency errors may also be detected. A statistics keeping object may be created to monitor and store all pertinent performance information for the bus bridge.

US Patent:

59580356, Sep 28, 1999

Filed:

Jul 31, 1997

Appl. No.:

8/903704

Inventors:

Hamilton B. Carter - Austin TX
William M. Lowe - Austin TX

Assignee:

Advanced Micro Devices, Inc. - Sunnyvale CA

International Classification:

G06F 1314

US Classification:

710129

Abstract:

In a computer system having a bus bridge connecting a plurality of system buses, a methodology for checking completion of a bus cycle in a bus bridge verification system is disclosed. The methodology verifies that the bus bridge is asserting proper signals for each bus protocol. As each bus cycle begins, a state machine object corresponding to that bus cycle is instantiated and each byte of said bus cycle state machine object is checked for resolution. A stimulator object may provide a bus stimulus to said bus cycle state machine object which may update its states in response thereto. Upon transitioning into its holding state, the bus cycle state machine object may verify that each byte of its transaction is accounted for and has been routed to the proper destination. The state machine object for a particular bus cycle may contain storage for that bus cycle's properties such as clock cycle number, cycle address, cycle type, cycle data and the status of byte enables. This methodology maintains a static bus cycle object that can determine if its transaction has been resolved.