Charles N Choukalos

US Patent:

6425109, Jul 23, 2002

Filed:

Jul 23, 1999

Appl. No.:

09/360384

Inventors:

Charles N. Choukalos - Burlington VT
Alvar Antonio Dean - Essex Junction VT
Scott Alan Tetreault - Georgia VT
Sebastian Theodore Ventrone - South Burlington VT

Assignee:

International Business Machines Corporation - Armonk NY

International Classification:

G06F 1750

US Classification:

716 1

Abstract:

A system and method for interconnecting a plurality of cores into a single functional core. The method involves creating for each core a pin configuration structure based on a set of configuration rules. When the cores to be interconnected are selected, the pin configuration structure is accessed by the configurator program tool of the present invention. The configurator program tool then connects the cores together using the pin configuration structure and configuration rules for the selected cores. The configurator program tool generates an error-free high level model of the interconnected cores. The configurator program tool allows configuration flexibility and is general enough to handle most configuration scenarios. The tool is also easy to code, extensible, and can be applied to existing core designs with no modification of the cores themselves.

US Patent:

6535016, Mar 18, 2003

Filed:

May 11, 2001

Appl. No.:

09/852784

Inventors:

Charles N. Choukalos - Burlington VT
Alvar A. Dean - Essex junction VT
Scott A. Tetreault - Georgia VT
Sebastian T. Ventrone - South Burlington VT

Assignee:

International Business Machines Corporation - Armonk NY

International Classification:

H03K 1900

US Classification:

326 8, 326 38

Abstract:

A method for preventing illicit copying of an application specific integrated circuit (ASIC). The ASIC is defined by a net list which includes a timer circuit for disabling the ASIC. The timer circuit includes a plurality of stages which are distributed in different cores of the ASIC to inhibit detection and removal of the circuit. The timer times out after a period which is set to permit evaluation of the ASIC design. Following the time out period, further use of the ASIC design is inhibited.

US Patent:

6970814, Nov 29, 2005

Filed:

Mar 30, 2000

Appl. No.:

09/539020

Inventors:

Carl L. Ashley - Essex Junction VT, US
Charles N. Choukalos - Burlington VT, US
Scott A. Tetreault - Georgia VT, US

Assignee:

International Business Machines Corporation - Armonk NY

International Classification:

G06F017/50

US Classification:

703 14, 703 15, 703 20, 716 1, 716 2, 716 3, 716 4, 716 17, 716 18

Abstract:

A method and structure for simulating a circuit comprising inputting, from a customer site, initial memory states, and initial input signals to core logic within a host site, simulating the circuit utilizing the host site and the customer site connected though a wide area network (wherein the host site contains the core logic and the customer site contains customer logic, the core logic and the customer logic forming the circuit), comparing test output signals with the desired output signals, and altering the customer logic until the test output signals are consistent with the desired output signals.

US Patent:

62462547, Jun 12, 2001

Filed:

Dec 6, 1999

Appl. No.:

9/455969

Inventors:

Charles N. Choukalos - Burlington VT
Alvar A. Dean - Essex Junction VT
Scott A. Tetreault - Georgia VT
Sebastian T. Ventrone - South Burlington VT

Assignee:

International Business Machines Corporation - Armonk NY

International Classification:

H03K 19007

US Classification:

326 8

Abstract:

A method for preventing illicit copying of an application specific integrated circuit (ASIC). The ASIC is defined by a net list which includes a timer circuit for disabling the ASIC. The timer circuit includes a plurality of stages which are distributed in different cores of the ASIC to inhibit detection and removal of the circuit. The timer times out after a period which is set to permit evaluation of the ASIC design. Following the time out period, further use of the ASIC design is inhibited.