David L Shuler

US Patent:

62267221, May 1, 2001

Filed:

May 19, 1994

Appl. No.:

8/245786

Inventors:

David James Shippy - Austin TX
David Benjamin Shuler - Austin TX

Assignee:

International Business Machines Corporation - Armonk NY

International Classification:

G06F 1208

US Classification:

711168

Abstract:

A memory system wherein data retrieval is simultaneously initiated in both and L2 cache and main memory, which allows memory latency associated with arbitration, memory DRAM address translation, and the like to be minimized in the event that the data sought by the processor is not in the L2 cache (miss). The invention allows for any memory access to be interrupted in the storage control unit prior to any memory signals being activated. The L2 and memory access controls are in a single component, i. e. the storage control unit (SCU). Both the L2 and the memory have a unique port into the CPU which allows data to be directly transferred. This eliminates the overhead associated with storing the data in an intermediate device, such as a cache or memory controller.

US Patent:

62929089, Sep 18, 2001

Filed:

Oct 19, 1998

Appl. No.:

9/175391

Inventors:

Ravi Kumar Arimilli - Austin TX
Keenan Wynn Franz - Austin TX
David B. Shuler - Austin TX
Derek Edward Williams - Austin TX

Assignee:

International Business Machines Corporation - Armonk NY

International Classification:

G06F 1130
G06F 106

US Classification:

714 39

Abstract:

An apparatus and method for monitoring an internal communication path, i. e. an internal bus, of an integrated circuit is described. The internal bus operates at a particular frequency, f. sub. b. An image of the internal bus is produced, operating at a lower frequency of operations, f. sub. o, which is more amenable to monitoring by test equipment. Signals are received from and driven to the bus using driver/receiver circuitry. The signals may be input-only, output-only, or bi-directional signals. The signals to be monitored are tapped in the driver/receiver circuitry. Depending on the placement of the signal taps in the driver/receiver logic, the signals may be "out-of-phase" with respect to one another. A buffer/align unit processes the signals in order to produce a time delayed version of the signals. The buffer/aliqn unit is used to bring each of the monitored signals back in phase relative to one another.

US Patent:

60921323, Jul 18, 2000

Filed:

Oct 19, 1998

Appl. No.:

9/175612

Inventors:

Ravi Kumar Arimilli - Austin TX
Keenan Wynn Franz - Austin TX
David B. Shuler - Austin TX
Derek Edward Williams - Austin TX

Assignee:

International Business Machines Corporation - Armonk NY

International Classification:

G06F 1300
G06F 1342

US Classification:

710100

Abstract:

An apparatus and method for monitoring a PowerPC 60x bus within an integrated circuit is described. The 60x bus operates at a particular frequency, f. sub. b. An image of the 60x bus is produced, operating at a lower frequency of operations, f. sub. o, which is more amenable to monitoring by test equipment. Signals are received from and driven to the bus using driver/receiver circuitry. The signals may be input-only, output-only, or bi-directional signals. The signals to be monitored are tapped in the driver/receiver circuitry. Masking circuitry within the driver/receiver circuitry masks bi-directional signals, such as ARTRY. sub. -- and SHD. sub. --, during the pre-charge cycles, when these bi-directional signals are in an unpredictable state. Depending on the placement of the signal taps in the driver/receiver logic, the signals may be "out-of-phase" with respect to one another. A buffer/align unit is used to bring each of the monitored signals back in phase relative to one another.